19-4100; Rev 0; 4/08

1% Accurate, Low-Voltage, Quad Window Voltage Detector

General Description

The MAX16063 is a 1% accurate, adjustable, quad window voltage detector in a small thin QFN package. This device is designed to provide a higher level of system reliability by monitoring multiple supply voltages and providing a fault signal when any of the voltages exceed their overvoltage thresholds or fall below their undervoltage thresholds.

The MAX16063 offers user-adjustable voltage thresholds that allow voltages to be monitored down to 0.4V. This allows the upper and lower trip thresholds of each window detector to be set externally with the use of three external resistors.

Each monitored threshold has an independent open-drain output for signaling a fault condition. The outputs can be wire-ORed together to provide a single fault output. The open-drain outputs are internally pulled up with a 30µA current, but can be externally driven to other voltage levels for interfacing to other logic levels.

Features include a margin input to disable the outputs during margin testing or any other time after power-up operations. Also featured is a reset output that deasserts after a reset timeout period after all voltages are within their threshold specifications. The reset timeout is internally set to 140ms (min), but can be externally adjusted to other reset timeouts using an external capacitor. In addition, the MAX16063 offers a manual reset input.

This device is offered in a 4mm x 4mm thin QFN package and is fully specified from -40°C to +125°C.

Applications

Storage Equipment

Networking/Telecommunications Equipment

Multivoltage ASICs

Servers

Automotive

Pin Configuration appears at end of data sheet.

Features

- **Monitor Four Undervoltage/Overvoltage Conditions**
- **1% Accuracy Over Temperature**
- **User-Adjustable Voltage Thresholds (Down to 0.4V)**
- **Open-Drain Outputs with Internal Pullups Reduce the Number of External Components**
- **Manual Reset Input**
- **Margin Enable Input**
- **Fixed or Adjustable $\overline{\text{RESET}}$ Timeout**
- **Guaranteed to Remain Asserted Down to V_{CC} = 1V**
- **Fully Specified from -40°C to +125°C**
- **Small, 4mm x 4mm Thin QFN Package**

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX16063TG+	-40°C to +125°C	24 TQFN-EP*

+Denotes a lead-free package.
**EP = Exposed pad.*
For tape-and-reel, add a "T" after the "+." Tape-and-reel are offered in 2.5k increments.

Typical Operating Circuit



1% Accurate, Low-Voltage, Quad Window Voltage Detector

ABSOLUTE MAXIMUM RATINGS

V_{CC}, $\overline{OVOUT\_}$, $\overline{UVOUT\_}$, $\overline{RESET}$, UVIN_, OVIN_ to GND .....-0.3V to +6V
$\overline{MARGIN}$, $\overline{MR}$, SRT to GND .....-0.3V to (V_{CC} + 0.3V)
Input/Output Current ($\overline{RESET}$, $\overline{MARGIN}$, SRT, $\overline{MR}$, $\overline{UVOUT\_}$, $\overline{OVOUT\_}$) .....±20mA

Continuous Power Dissipation (T_A = +70°C)
24-Pin Thin QFN (derate 16.9mW/°C above +70°C) 1666mW
Operating Temperature Range .....-40°C to +125°C
Junction Temperature .....+150°C
Storage Temperature Range .....-65°C to +150°C
Lead Temperature (soldering, 10s) .....+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V_{CC} = 2.0V to 5.5V, T_A = -40°C to +125°C, unless otherwise specified. Typical values are at V_{CC} = 3.3V, T_A = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Voltage Range	V_{CC}	(Note 2)	1.0		5.5	V
Supply Current (Note 3)	I_{CC}	V_{CC} = 3.3V, outputs deasserted		45	65	µA
		V_{CC} = 5V, outputs deasserted		50	70	
UVLO (Undervoltage Lockout)	V_{UVLO}	V_{CC} rising	1.62	1.80	1.98	V
UVLO Hysteresis	V_{UVLO_HYS}			65		mV
UVIN_/OVIN_						
Adjustable Threshold (UVIN_ Falling/OVIN_ Rising)	V_{TH}		0.390	0.394	0.398	V
UVIN_/OVIN_ Hysteresis	V_{TH_HYS}	UVIN_ falling/OVIN_ rising (percentage of the threshold)		0.5		% V_{TH}
UVIN_/OVIN_ Input Current	I_{IB}		-100		+100	nA
$\overline{RESET}$						
Reset Timeout	t_{RP}	SRT = V_{CC}	140	200	280	ms
		C_{SRT} = 1500pF (Note 4)	2.43	3.09	3.92	
		C_{SRT} = 100pF		0.206		
		C_{SRT} = open		0.05		
SRT Ramp Current	I_{SRT}	V_{SRT} = 0V	460	600	740	nA
SRT Threshold			1.173	1.235	1.293	V
SRT Hysteresis				100		mV
UVIN_/OVIN_ to Reset Delay	t_{RD}	UVIN_ falling/OVIN_ rising		20		µs

ELECTRICAL CHARACTERISTICS (continued)

(V_{CC} = 2.0V to 5.5V, T_A = -40°C to +125°C, unless otherwise specified. Typical values are at V_{CC} = 3.3V, T_A = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
$\overline{RESET}$ Output-Voltage Low	V_{OL}	V_{CC} = 3.3V, I_{SINK} = 10mA, $\overline{RESET}$ asserted			0.3	V
		V_{CC} = 2.5V, I_{SINK} = 6mA, $\overline{RESET}$ asserted			0.3	
		V_{CC} = 1.2V, I_{SINK} = 50µA, $\overline{RESET}$ asserted			0.3	
$\overline{RESET}$ Output-Voltage High	V_{OH}	V_{CC} ≥ 2.0V, I_{SOURCE} = 6µA, $\overline{RESET}$ deasserted	0.8 x V_{CC}			V
$\overline{MR}$ Input-Voltage Low	V_{IL}				0.3 x V_{CC}	V
$\overline{MR}$ Input-Voltage High	V_{IH}		0.7 x V_{CC}			V
$\overline{MR}$ Minimum Pulse Width			1			µs
$\overline{MR}$ Glitch Rejection				100		ns
$\overline{MR}$ to $\overline{RESET}$ Delay				200		ns
$\overline{MR}$ Pullup Resistance			12	20	28	kΩ
OUTPUTS ($\overline{UVOUT\_}$/$\overline{OVOUT\_}$)						
$\overline{UVOUT\_}$, $\overline{OVOUT\_}$ Output-Voltage Low	V_{OL}	V_{CC} = 3.3V, I_{SINK} = 2mA			0.3	V
		V_{CC} = 2.5V, I_{SINK} = 1.2mA			0.3	
$\overline{UVOUT\_}$, $\overline{OVOUT\_}$ Output-Voltage High	V_{OH}	V_{CC} ≥ 2.0V, I_{SOURCE} = 6µA	0.8 x V_{CC}			V
UVIN_/OVIN_ to $\overline{UVOUT\_}$/$\overline{OVOUT\_}$ Propagation Delay	t_D	(V_{TH} - 100mV) to (V_{TH} + 100mV)		20		µs
DIGITAL LOGIC						
$\overline{MARGIN}$ Input-Voltage Low	V_{IL}				0.3 x V_{CC}	V
$\overline{MARGIN}$ Input-Voltage High	V_{IH}		0.7 x V_{CC}			V
$\overline{MARGIN}$ Pullup Resistance		Pulled up to V_{CC}	12	20	28	kΩ
$\overline{MARGIN}$ Delay Time	t_{MD}	Rising or falling (Note 5)		50		µs

Note 1: Devices are tested at T_A = +25°C and guaranteed by design for T_A = T_{MIN} to T_{MAX}.

Note 2: The outputs are guaranteed to remain asserted down to V_{CC} = 1V.

Note 3: Measured with $\overline{MR}$ and $\overline{MARGIN}$ unconnected.

Note 4: The minimum and maximum specifications for this parameter are guaranteed by using the worse case of the SRT current and SRT threshold specifications.

Note 5: Amount of time required for logic to lock/unlock outputs from margin testing.

1% Accurate, Low-Voltage, Quad Window Voltage Detector

Typical Operating Characteristics

(V_{CC} = 3.3V, T_A = +25°C, unless otherwise noted.)

SUPPLY CURRENT vs. SUPPLY VOLTAGE



SUPPLY CURRENT vs. TEMPERATURE



UVIN_/OVIN_ THRESHOLD vs. SUPPLY VOLTAGE



UVIN_/OVIN_ THRESHOLD vs. TEMPERATURE



OUTPUT VOLTAGE vs. SINK CURRENT



MAXIMUM TRANSIENT DURATION vs. INPUT OVERDRIVE



Typical Operating Characteristics (continued)

(V_{CC} = 3.3V, T_A = +25°C, unless otherwise noted.)

$\overline{\text{RESET}}$ TIMEOUT PERIOD vs. TEMPERATURE



$\overline{\text{RESET}}$ TIMEOUT DELAY



UVIN_ TO $\overline{\text{UVOUT\_}}$ DELAY TIME



$\overline{\text{MARGIN}}$ ENABLE FUNCTION



1% Accurate, Low-Voltage, Quad Window Voltage Detector

Pin Description

PIN	NAME	FUNCTION
1	UVIN3	Undervoltage Threshold Input 3. When the voltage on UVIN3 falls below its threshold, $\overline{UVOUT3}$ asserts low.
2	OVIN3	Overvoltage Threshold Input 3. When the voltage on OVIN3 rises above its threshold, $\overline{OVOUT3}$ asserts low.
3	UVIN4	Undervoltage Threshold Input 4. When the voltage on UVIN4 falls below its threshold, $\overline{UVOUT4}$ asserts low.
4	OVIN4	Overvoltage Threshold Input 4. When the voltage on OVIN4 rises above its threshold, $\overline{OVOUT4}$ asserts low.
5	N.C.	No Connection. Not internally connected.
6	GND	Ground
7, 24	V_{CC}	Unmonitored Power to the Device
8	$\overline{UVOUT3}$	Active-Low Undervoltage Output 3. When the voltage at UVIN3 falls below its threshold, $\overline{UVOUT3}$ asserts low and stays asserted until the voltage at UVIN3 exceeds its threshold. The open-drain output has a 30µA internal pullup to V_{CC}.
9	$\overline{OVOUT3}$	Active-Low Overvoltage Output 3. When the voltage at OVIN3 rises above its threshold, $\overline{OVOUT3}$ asserts low and stays asserted until the voltage at OVIN3 falls below its threshold. The open-drain output has a 30µA internal pullup to V_{CC}.
10	$\overline{UVOUT4}$	Active-Low Undervoltage Output 4. When the voltage at UVIN4 falls below its threshold, $\overline{UVOUT4}$ asserts low and stays asserted until the voltage at UVIN4 exceeds its threshold. The open-drain output has a 30µA internal pullup to V_{CC}.
11	$\overline{OVOUT4}$	Active-Low Overvoltage Output 4. When the voltage at OVIN4 rises above its threshold, $\overline{OVOUT4}$ asserts low and stays asserted until the voltage at OVIN4 falls below its threshold. The open-drain output has a 30µA internal pullup to V_{CC}.
12	$\overline{MR}$	Active-Low Manual Reset Input. Pull $\overline{MR}$ low to assert $\overline{RESET}$ low. $\overline{RESET}$ remains low for the reset timeout period after $\overline{MR}$ is deasserted. $\overline{MR}$ is pulled up to V_{CC} through a 20kΩ resistor.
13	SRT	Set Reset Timeout Input. Connect a capacitor from SRT to GND to set the reset timeout period. The reset timeout period can be calculated as follows: Reset Timeout (s) = 2.06 x 10^6 (Ω) x C_{SRT} (F). For the internal timeout period of 140ms (min), connect SRT to V_{CC}.
14	$\overline{MARGIN}$	Active-Low Margin Enable Input. Pull $\overline{MARGIN}$ low to deassert all outputs (go into high state) regardless of the voltage at any monitored input.

Pin Description (continued)

PIN	NAME	FUNCTION
15	$\overline{OVOUT2}$	Active-Low Overvoltage Output 2. When the voltage at OVIN2 rises above its threshold, $\overline{OVOUT2}$ asserts low and stays asserted until the voltage at OVIN2 falls below its threshold. The open-drain output has a 30µA internal pullup to V_{CC}.
16	$\overline{UVOUT2}$	Active-Low Undervoltage Output 2. When the voltage at UVIN2 falls below its threshold, $\overline{UVOUT2}$ asserts low and stays asserted until the voltage at UVIN2 exceeds its threshold. The open-drain output has a 30µA internal pullup to V_{CC}.
17	$\overline{OVOUT1}$	Active-Low Overvoltage Output 1. When the voltage at OVIN1 rises above its threshold, $\overline{OVOUT1}$ asserts low and stays asserted until the voltage at OVIN1 falls below its threshold. The open-drain output has a 30µA internal pullup to V_{CC}.
18	$\overline{UVOUT1}$	Active-Low Undervoltage Output 1. When the voltage at UVIN1 falls below its threshold, $\overline{UVOUT1}$ asserts low and stays asserted until the voltage at UVIN1 exceeds its threshold. The open-drain output has a 30µA internal pullup to V_{CC}.
19	$\overline{RESET}$	Active-Low Reset Output. $\overline{RESET}$ asserts low when the voltage on any of the UVIN_ inputs falls below their respective thresholds, the voltage on any of the OVIN_ inputs goes above its respective threshold, or $\overline{MR}$ is asserted. $\overline{RESET}$ remains asserted for at least the minimum reset timeout after all monitored UVIN_ inputs exceed their respective thresholds, all OVIN_ inputs fall below their respective thresholds, and $\overline{MR}$ is deasserted. This open-drain output has a 30µA internal pullup.
20	UVIN1	Undervoltage Threshold Input 1. When the voltage on UVIN1 falls below its threshold, $\overline{UVOUT1}$ asserts low.
21	OVIN1	Overvoltage Threshold Input 1. When the voltage on OVIN1 rises above its threshold, $\overline{OVOUT1}$ asserts low.
22	UVIN2	Undervoltage Threshold Input 2. When the voltages on UVIN2 falls below its threshold, $\overline{UVOUT2}$ asserts low.
23	OVIN2	Overvoltage Threshold Input 2. When the voltage on OVIN2 rises above its threshold, $\overline{OVOUT2}$ asserts low.
—	EP	Exposed Pad. EP is internally connected to GND. Connect EP to the ground plane to provide a low thermal resistance path from the IC junction to the PCB. Do not use as the only electrical connection to GND.

1% Accurate, Low-Voltage, Quad Window Voltage Detector



Figure 1. Functional Diagram

Detailed Description

The MAX16063 is an adjustable quad window voltage detector in a small thin QFN package. This device is designed to provide a higher level of system reliability by monitoring multiple supply voltages and providing a fault signal when any of the voltages exceeds its overvoltage threshold or falls below its undervoltage threshold.

This device offers user-adjustable thresholds that allow voltages to be monitored down to 0.4V. It allows the upper and lower trip thresholds of each window detector to be set externally with the use of three external resistors.

Each monitored threshold has an independent open-drain output for signaling a fault condition. The outputs can be wire-ORed together to provide a single fault output. The open-drain outputs are internally pulled up with a 30µA current, but can be externally driven to other voltage levels for interfacing to other logic levels.

The MAX16063 features a margin input to disable the outputs during margin testing or any other time after power-up operations and a reset output that deasserts after a reset timeout period after all voltages are within their threshold specification. The reset timeout is internally set to 140ms (min), but can be externally adjusted to other reset timeouts using an external capacitor. In addition, a manual reset input is offered.

Applications Information

Voltage Monitoring

The MAX16063 features undervoltage and overvoltage comparators for window detection (see Figure 2). $\overline{UVOUT\_}$/$\overline{OVOUT\_}$ deassert high when the monitored voltage is within the "selected window." When the monitored voltage falls below the lower limit of the window ($V_{TRIPLOW}$), $\overline{UVOUT\_}$ asserts low; or if the monitored voltage exceeds the upper limit ($V_{TRIPHIGH}$), $\overline{OVOUT\_}$ asserts low. The application in Figure 2 shows the MAX16063 enabling the DC-DC converter when the monitored voltage is in the selected window.



Figure 2. MAX16063 Monitor Circuit

The resistor values R1, R2, and R3 can be calculated as shown:

$$V_{TRIPLOW} = V_{TH}\left(\frac{R_{TOTAL}}{R2 + R3}\right)$$

$$V_{TRIPHIGH} = V_{TH}\left(\frac{R_{TOTAL}}{R3}\right)$$

where R_{TOTAL} = R1 + R2 + R3.

Use the following steps to determine the values for R1, R2, and R3:

1) Choose a value for R_{TOTAL}, the sum of R1, R2, and R3. Because the MAX16063 has very low input bias current (2nA typ), R_{TOTAL} can be up to 2MΩ. Large-value resistors help minimize power consumption. Lower-value resistors can be used to maintain overall accuracy.

1% Accurate, Low-Voltage, Quad Window Voltage Detector

Use the following formulas to calculate the error:

$$E_{UV}(\%) = \frac{I_{IB}\left(R_1 + \frac{R_1 R_3}{R_2 + R_3}\right)}{V_{TRIPLOW}} \times 100$$

$$E_{OV}(\%) = \frac{I_{IB}(R_2 + (2 \times R_1))}{V_{TRIPHIGH}} \times 100$$

where E_{UV} and E_{OV} are the undervoltage and overvoltage error (in %), respectively.

2) Calculate R3 based on R_{TOTAL} and the desired upper trip point:

$$R3 = \frac{V_{TH} \times R_{TOTAL}}{V_{TRIPHIGH}}$$

3) Calculate R2 based on R_{TOTAL}, R3, and the desired lower trip point:

$$R2 = \frac{V_{TH} \times R_{TOTAL}}{V_{TRIPLOW}} - R3$$

4) Calculate R1 based on R_{TOTAL}, R3, and R2:

$$R1 = R_{TOTAL} - R2 - R3$$

Overvoltage Shutdown

The MAX16063 is ideal for overvoltage-shutdown applications. Figure 3 shows a typical circuit for this application using a pass p-channel MOSFET. The MAX16063 is powered directly from the system voltage supply. Select R1 and R2 to set the trip voltage. When the supply voltage remains below the selected threshold, a low logic level on $\overline{UVOUT\_}$ turns on the p-channel MOSFET. In the case of an overvoltage event, $\overline{UVOUT\_}$ goes high turning off the MOSFET, and shuts down the power to the load.

Figure 4 shows a similar application using a fuse and a silicon-controlled rectifier (SCR). An overvoltage event turns on the SCR and shorts the supply to ground. The surge of current through the short circuit blows the fuse and terminates the current to the load. Select R3 so that the gate of the SCR is properly biased when $\overline{UVOUT\_}$ goes high.

Unused Inputs

Any unused UVIN_ inputs must be connected to V_{CC}, and any unused OVIN_ inputs must be connected to GND.

$\overline{UVOUT\_}$/$\overline{OVOUT\_}$ Outputs

$\overline{UVOUT\_}$ and $\overline{OVOUT\_}$ outputs assert low when UVIN_ and OVIN_, respectively, drop below or exceed their specified thresholds. The undervoltage/overvoltage outputs are open-drain with a (30µA) internal pullup to V_{CC}. For many applications, no external pullup resistor is required to interface with other logic devices. An external pullup resistor to any voltage up to 5.5V overdrives the internal pullup if interfacing to different logic supply voltages. Internal circuitry prevents reverse current flow from the external pullup voltage to V_{CC} (Figure 5). When choosing the external pullup resistor, the resistance value should be large enough to ensure that the output can sink the necessary current during a logic-low condition and small enough to be able to overdrive the internal pullup current and meet output high specifications (V_{OH}). Resistor values of 50kΩ to 200kΩ can generally be used.



Figure 3. Overvoltage Shutdown Circuit (with External Pass MOSFET)



Figure 4. Overvoltage Shutdown Circuit (with SCR Fuse)

$\overline{\text{RESET}}$ Output

$\overline{\text{RESET}}$ asserts low when the voltage on any of the UVIN_ inputs falls below its respective threshold, the voltage on any of the OVIN_ inputs goes above its respective threshold, or $\overline{\text{MR}}$ is asserted. $\overline{\text{RESET}}$ remains asserted for the reset timeout period after all monitored UVIN_ inputs exceed their respective thresholds, all OVIN_ inputs fall below their respective thresholds, and $\overline{\text{MR}}$ is deasserted (see Figure 6). This open-drain output has a 30µA internal pullup.

Reset Timeout Capacitor

The reset timeout period can be adjusted to accommodate a variety of microprocessor (µP) applications. Adjust the reset timeout period (t_{RP}) by connecting a capacitor (C_{SRT}) between SRT and GND. Calculate the reset timeout capacitor as follows:

$$C_{SRT}(F) = \frac{t_{RP}(s)}{\left(\frac{V_{TH\_SRT}}{I_{SRT}}\right)}$$

Connect SRT to V_{CC} for a factory-programmed reset timeout of 140ms (min).

Manual Reset Input ($\overline{\text{MR}}$)

Many µP-based products require manual reset capability, allowing the operator, a test technician, or external logic circuitry to initiate a reset. A logic-low on $\overline{\text{MR}}$ asserts $\overline{\text{RESET}}$ low. $\overline{\text{RESET}}$ remains asserted while $\overline{\text{MR}}$ is low, and during the reset timeout period (140ms min) after $\overline{\text{MR}}$ returns high. The $\overline{\text{MR}}$ input has an internal 20kΩ pullup resistor to V_{CC}, so it can be left open if it is not used. $\overline{\text{MR}}$ can be driven with TTL or CMOS-logic levels, or with open-drain/collector outputs. Connect a normally open momentary switch from $\overline{\text{MR}}$ to GND to create a manual reset function; external debounce circuitry is not required. If $\overline{\text{MR}}$ is driven from long cables or if the device is used in a noisy environment, connecting a 0.1µF capacitor from $\overline{\text{MR}}$ to GND provides additional noise immunity.



Figure 5. Interfacing to a Different Logic Supply Voltage



Figure 6. Output Timing Diagram

1% Accurate, Low-Voltage, Quad Window Voltage Detector

Margin Output Disable ($\overline{MARGIN}$)

$\overline{MARGIN}$ allows system-level testing while power supplies are adjusted from their nominal voltages. Drive $\overline{MARGIN}$ low to deassert all outputs ($\overline{UVOUT\_}$, $\overline{OVOUT\_}$, and $\overline{RESET}$) regardless of the voltage at any monitored input. The state of each output does not change while $\overline{MARGIN}$ = GND. While $\overline{MARGIN}$ is low, the IC continues to monitor all voltages. When $\overline{MARGIN}$ is deasserted, the outputs go to their monitored states after a short propagation delay. The $\overline{MARGIN}$ input is internally pulled up to V_{CC}. Leave unconnected or connect to V_{CC} if unused.

Undervoltage Lockout (UVLO)

The MAX16063 features a V_{CC} undervoltage lockout (UVLO) that preserves a reset status even if V_{CC} falls as low as 1V. The undervoltage lockout circuitry monitors the voltage at V_{CC}. If V_{CC} falls below the UVLO falling threshold (typically 1.735V), $\overline{RESET}$ is asserted and all $\overline{OUT\_}$ are asserted low. This eliminates an incorrect $\overline{RESET}$ or OUT_ output state as V_{CC} drops below the normal V_{CC} operational voltage range of 1.98V to 5.5V.

During power-up as V_{CC} rises above 1V, $\overline{RESET}$ is asserted and all OUT_ are asserted low until V_{CC} exceeds the UVLO threshold. As V_{CC} exceeds the UVLO threshold, all inputs are monitored and the correct output state appears at all the outputs. This also ensures that $\overline{RESET}$ and all OUT_ are in the correct state once V_{CC} reaches the normal V_{CC} operational range.

Power-Supply Bypassing

In noisy applications, bypass V_{CC} to ground with a 0.1µF capacitor as close to the device as possible. In addition, the additional capacitor improves transient immunity. For fast-rising V_{CC} transients, additional capacitance may be required.

1% Accurate, Low-Voltage, Quad Window Voltage Detector

Pin Configuration



THIN QFN (4mm x 4mm)

Chip Information

PROCESS: BiCMOS

Package Information

For the latest package outline information, go to **www.maxim-ic.com/packages**.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
24 TQFN	T2444-4	**21-0139**