General Description

The MAX16063 is a 1% accurate, adjustable, quad window voltage detector in a small thin QFN package. This device is designed to provide a higher level of system reliability by monitoring multiple supply voltages and providing a fault signal when any of the voltages exceed their overvoltage thresholds or fall below their undervoltage thresholds.

The MAX16063 offers user-adjustable voltage thresholds that allow voltages to be monitored down to 0.4V. This allows the upper and lower trip thresholds of each window detector to be set externally with the use of three external resistors.

Each monitored threshold has an independent opendrain output for signaling a fault condition. The outputs can be wire-ORed together to provide a single fault output. The open-drain outputs are internally pulled up with a 30μ A current, but can be externally driven to other voltage levels for interfacing to other logic levels.

Features include a margin input to disable the outputs during margin testing or any other time after power-up operations. Also featured is a reset output that deasserts after a reset timeout period after all voltages are within their threshold specifications. The reset timeout is internally set to 140ms (min), but can be externally adjusted to other reset timeouts using an external capacitor. In addition, the MAX16063 offers a manual reset input.

This device is offered in a 4mm x 4mm thin QFN package and is fully specified from -40° C to $+125^{\circ}$ C.

Applications

Storage Equipment

Networking/Telecommunications Equipment

Multivoltage ASICs

Servers

Automotive

Features

- Monitor Four Undervoltage/Overvoltage Conditions
- 1% Accuracy Over Temperature
- User-Adjustable Voltage Thresholds (Down to 0.4V)
- Open-Drain Outputs with Internal Pullups Reduce the Number of External Components
- Manual Reset Input
- Margin Enable Input
- ♦ Fixed or Adjustable RESET Timeout
- ♦ Guaranteed to Remain Asserted Down to V_{CC} = 1V
- ♦ Fully Specified from -40°C to +125°C
- Small, 4mm x 4mm Thin QFN Package

Ordering Information


PART	TEMP RANGE	PIN-PACKAGE
MAX16063TG+	-40°C to +125°C	24 TQFN-EP*

+Denotes a lead-free package.

*EP = Exposed pad.

For tape-and-reel, add a "T" after the "+." Tape-and-reel are offered in 2.5k increments.

Typical Operating Circuit



Pin Configuration appears at end of data sheet.

__ Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

V_{CC}, <u>OVOUT_</u>, <u>UVOUT_</u>, <u>RESET</u>,

UVIN_, OVIN_ to GND	0.3V to +6V
MARGIN, MR, SRT to GND	0.3V to (V _{CC} + 0.3V)
Input/Output Current	
(RESET, MARGIN, SRT, MR, UVOUT_	, <u>OVOUT_</u>)±20mA

Continuous Power Dissipation ($T_A = +70^{\circ}C$)
24-Pin Thin QFN (derate 16.9mW/°C above +70°C)1666mW
Operating Temperature Range40°C to +125°C
Junction Temperature+150°C
Storage Temperature Range65°C to +150°C
Lead Temperature (soldering, 10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 2.0V \text{ to } 5.5V, T_A = -40^{\circ}C \text{ to } +125^{\circ}C, \text{ unless otherwise specified. Typical values are at } V_{CC} = 3.3V, T_A = +25^{\circ}C.)$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS	
Operating Voltage Range	V _{CC}	(Note 2)	1.0		5.5	V	
Current (Nate 2)	1	V _{CC} = 3.3V, outputs deasserted		45	65		
Supply Current (Note 3)	lcc	$V_{CC} = 5V$, outputs deasserted		50	70	μA	
UVLO (Undervoltage Lockout)	VUVLO	V _{CC} rising	1.62	1.80	1.98	V	
UVLO Hysteresis	VUVLO_HYS			65		mV	
UVIN_/OVIN_							
Adjustable Threshold (UVIN_ Falling/OVIN_ Rising)	VTH		0.390	0.394	0.398	V	
UVIN_/OVIN_ Hysteresis	VTH_HYS	UVIN_falling/OVIN_rising (percentage of the threshold)		0.5		% V _{TH}	
UVIN_/OVIN_ Input Current	I _{IB}		-100		+100	nA	
RESET							
		SRT = V _{CC}	140	200	280		
Reset Timeout	taa	C _{SRT} = 1500pF (Note 4)	2.43	3.09	3.92]	
Hesel Timeoul	t _{RP}	$C_{SRT} = 100 pF$		0.206		ms	
		C _{SRT} = open		0.05			
SRT Ramp Current	ISRT	$V_{SRT} = 0V$	460	600	740	nA	
SRT Threshold			1.173	1.235	1.293	V	
SRT Hysteresis				100		mV	
UVIN_/OVIN_ to Reset Delay	trd	UVIN_ falling/OVIN_ rising		20		μs	

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = 2.0V \text{ to } 5.5V, T_A = -40^{\circ}C \text{ to } +125^{\circ}C, \text{ unless otherwise specified. Typical values are at } V_{CC} = 3.3V, T_A = +25^{\circ}C.)$ (Note 1)

RESET Output-Voltage Low V_{OL} $V_{CC} = 3.3V, I_{SINK} = 10mA, RESET asserted$ $V_{CC} = 2.5V, I_{SINK} = 6mA, RESET asserted$ $V_{CC} = 1.2V, I_{SINK} = 50\muA, RESET asserted$ $V_{CC} = 1.2V, I_{SINK} = 50\muA, RESET asserted$ $V_{CC} = 2.5V, I_{SOURCE} = 6\muA, RESET$ deassertedRESET Output-Voltage High V_{OH} $V_{CC} \ge 2.0V, I_{SOURCE} = 6\muA, RESET$ deassertedMR Input-Voltage Low V_{IL} $V_{CC} \ge 2.0V, I_{SOURCE} = 6\muA, RESET$ deassertedMR Input-Voltage High V_{IL} V_{IH} MR Glitch Rejection I_{IH} MR to RESET Delay I_{IH} MR Pullup Resistance I_{II} $VOUT_, OVOUT_Output-Voltage Low$ V_{OL} $V_{CC} = 3.3V, I_{SINK} = 2mA$ $V_{CC} = 2.5V, I_{SINK} = 1.2mA$ $UVOUT_, OVOUT_Output-Voltage High$ V_{OH} $V_{CC} \ge 2.0V, I_{SOURCE} = 6\muA$		100 200 20	0.3 0.3 0.3 × Vcc	V V V V us ns ns
RESET Output-Voltage High V_{OH} $V_{CC} = 1.2V, I_{SINK} = 50\muA, RESET asserted\overline{MR} Input-Voltage LowV_{OH}V_{CC} \ge 2.0V, I_{SOURCE} = 6\muA, RESETdeasserted\overline{MR} Input-Voltage LowV_{IL}V_{IL}\overline{MR} Input-Voltage HighV_{IH}V_{IH}\overline{MR} Minimum Pulse WidthMR Glitch Rejection\overline{MR} to RESET DelayMR to RESET Delay\overline{MR} Pullup ResistanceV_{OL}\overline{VVOUT}_{,OVOUT}$	d 0.8 x Vcc 0.7 x Vcc 1	200	0.3 0.3 x V _{CC}	V V V us ns
RESET Output-Voltage High V_{OH} $V_{CC} \ge 2.0V, I_{SOURCE} = 6\muA, RESET$ deasserted \overline{MR} Input-Voltage Low V_{IL} V_{IL} \overline{MR} Input-Voltage High V_{IH} V_{IH} \overline{MR} Minimum Pulse Width I I \overline{MR} Glitch Rejection I I \overline{MR} to RESET Delay I I \overline{MR} Pullup Resistance I I $\overline{UVOUT}, \overline{OVOUT}_{Output-}$ V_{OL} $V_{CC} = 3.3V, I_{SINK} = 2mA$ $\overline{VOUT}_{C}, \overline{OVOUT}_{Output-}$ V_{OH} $V_{CC} \ge 2.0V, I_{SOURCE} = 6\muA$	0.8 x V _{CC} 0.7 x V _{CC} 1	200	0.3 x Vcc	V V µs ns
RESET Output-Voltage HighVOHdeasserted \overline{MR} Input-Voltage Low V_{IL} \overline{MR} Input-Voltage High V_{IH} \overline{MR} Minimum Pulse Width \overline{MR} Glitch Rejection \overline{MR} to RESET Delay \overline{MR} Pullup Resistance $\overline{UVOUT}_, \overline{OVOUT}_OVOUT_D$ $\overline{UVOUT}_, \overline{OVOUT}_Output-Voltage Low\overline{UVOUT}_, \overline{OVOUT}_Output-Voltage HighV_{OL}V_{CC} = 2.5V, I_{SINK} = 1.2mA\overline{UVOUT}_{OLage High}V_{OH}V_{CC} \ge 2.0V, I_{SOURCE} = 6\muA$	V _{CC} 0.7 x V _{CC} 1	200	Vcc	V V µs ns
MRInput-Voltage High V_{IH} MRInimum Pulse WidthInimum Pulse WidthMRInimum Pulse WidthInimum Pulse WidthIn	V _{CC}	200	Vcc	V µs ns
MR Minimum Pulse WidthImage: Constraint of the sector of the	V _{CC}	200		µs ns
$\begin{tabular}{ c c c c c } \hline \hline MR & Glitch & Rejection & & & & & & & & & & & & & & & & & & &$		200		ns
MR to RESET DelayVecMR Pullup ResistanceVecOUTPUTS (UVOUT_/OVOUT_)VecUVOUT_, OVOUT_ Output- Voltage LowVecVOLVecVOC2.5V, ISINK = 2mAVOCVecVCC = 2.5V, ISINK = 1.2mAUVOUT_, OVOUT_ Output- Voltage HighVecVec2.0V, ISOURCE = 6 μ A	12	200		
$\overline{\text{MR}}$ Pullup Resistance OUTPUTS (UVOUT_/OVOUT_) $\overline{\text{UVOUT}}$, $\overline{\text{OVOUT}}$ Output- Voltage Low V_{OL} $V_{\text{CC}} = 3.3\text{V}$, $I_{\text{SINK}} = 2\text{mA}$ $V_{\text{Oltage Low}}$ V_{OL} $V_{\text{CC}} = 2.5\text{V}$, $I_{\text{SINK}} = 1.2\text{mA}$ $\overline{\text{UVOUT}}$, $\overline{\text{OVOUT}}$ Output- Voltage High V_{OH} $V_{\text{CC}} \ge 2.0\text{V}$, $I_{\text{SOURCE}} = 6\mu\text{A}$	12			ne
OUTPUTS (UVOUT_/OVOUT_) $\overline{UVOUT_}$, $\overline{OVOUT_}$ Output- Voltage Low V_{OL} $V_{CC} = 3.3V$, $I_{SINK} = 2mA$ $\overline{UVOUT_}$, $\overline{OVOUT_}$ Output- Voltage High V_{OL} $V_{CC} = 2.5V$, $I_{SINK} = 1.2mA$ $\overline{UVOUT_}$, $\overline{OVOUT_}$ Output- Voltage High V_{OH} $V_{CC} \ge 2.0V$, $I_{SOURCE} = 6\muA$	12	20		115
UVOUT_, OVOUT_ Output- Voltage LowVolVcc = $3.3V$, ISINK = $2mA$ UVOUT_, OVOUT_ Output- Voltage HighVolVcc = $2.5V$, ISINK = $1.2mA$		20	28	kΩ
Voltage LowVOLVCC = 2.5V, ISINK = 1.2mA $\overline{UVOUT}_{,}, \overline{OVOUT}_{,} Output-VOHVCC > 2.0V, ISOURCE = 6µAVoltage HighVOHVCC > 2.0V, ISOURCE = 6µA$				
Voltage Low $V_{CC} = 2.5V$, $I_{SINK} = 1.2mA$ UVOUT_, $\overline{OVOUT}_Output V_{OH}$ $V_{CC} \ge 2.0V$, $I_{SOURCE} = 6\mu A$ Voltage HighVOH $V_{CC} \ge 2.0V$, $I_{SOURCE} = 6\mu A$			0.3	V
Voltage High VOH VCC \geq 2.0V, ISOURCE = 6 μ A			0.3	v
	0.8 x V _{CC}			V
UVIN_/OVIN_ to UVOUT_/ OVOUT_ Propagation DelaytD(VTH - 100mV) to (VTH + 100mV)		20		μs
DIGITAL LOGIC	·			
MARGIN Input-Voltage Low VIL			0.3 x V _{CC}	V
MARGIN Input-Voltage High VIH	0.7 x V _{CC}			V
MARGIN Pullup Resistance Pulled up to V _{CC}	12	20	28	kΩ
MARGIN Delay Time t _{MD} Rising or falling (Note 5)		50		μs

Note 1: Devices are tested at $T_A = +25^{\circ}C$ and guaranteed by design for $T_A = T_{MIN}$ to T_{MAX} .

Note 2: The outputs are guaranteed to remain asserted down to V_{CC} = 1V.

Note 3: Measured with $\overline{\text{MR}}$ and $\overline{\text{MARGIN}}$ unconnected.


Note 4: The minimum and maximum specifications for this parameter are guaranteed by using the worse case of the SRT current and SRT threshold specifications.

Note 5: Amount of time required for logic to lock/unlock outputs from margin testing.


 $\overline{(V_{CC} = 3.3V, T_A = +25^{\circ}C, unless otherwise noted.)}$

MAX16063

Typical Operating Characteristics



RESET TIMEOUT PERIOD (ms)



1% Accurate, Low-Voltage, Quad Window Voltage Detector

Typical Operating Characteristics (continued)

5

Pin Description

PIN	NAME	FUNCTION
1	UVIN3	Undervoltage Threshold Input 3. When the voltage on UVIN3 falls below its threshold, UVOUT3 asserts low.
2	OVIN3	Overvoltage Threshold Input 3. When the voltage on OVIN3 rises above its threshold, OVOUT3 asserts low.
3	UVIN4	Undervoltage Threshold Input 4. When the voltage on UVIN4 falls below its threshold, UVOUT4 asserts low.
4	OVIN4	Overvoltage Threshold Input 4. When the voltage on OVIN4 rises above its threshold, OVOUT4 asserts low.
5	N.C.	No Connection. Not internally connected.
6	GND	Ground
7, 24	V _{CC}	Unmonitored Power to the Device
8	UVOUT3	Active-Low Undervoltage Output 3. When the voltage at UVIN3 falls below its threshold, $\overline{\text{UVOUT3}}$ asserts low and stays asserted until the voltage at UVIN3 exceeds its threshold. The open-drain output has a 30µA internal pullup to V _{CC} .
9	OVOUT3	Active-Low Overvoltage Output 3. When the voltage at OVIN3 rises above its threshold, $\overline{\text{OVOUT3}}$ asserts low and stays asserted until the voltage at OVIN3 falls below its threshold. The open-drain output has a 30µA internal pullup to V _{CC} .
10	UVOUT4	Active-Low Undervoltage Output 4. When the voltage at UVIN4 falls below its threshold, $\overline{\text{UVOUT4}}$ asserts low and stays asserted until the voltage at UVIN4 exceeds its threshold. The open-drain output has a 30µA internal pullup to V _{CC} .
11	OVOUT4	Active-Low Overvoltage Output 4. When the voltage at OVIN4 rises above its threshold, $\overline{\text{OVOUT4}}$ asserts low and stays asserted until the voltage at OVIN4 falls below its threshold. The open-drain output has a 30µA internal pullup to V _{CC} .
12	MR	Active-Low Manual Reset Input. Pull $\overline{\text{MR}}$ low to assert $\overline{\text{RESET}}$ low. $\overline{\text{RESET}}$ remains low for the reset timeout period after $\overline{\text{MR}}$ is deasserted. $\overline{\text{MR}}$ is pulled up to V _{CC} through a 20k Ω resistor.
13	SRT	Set Reset Timeout Input. Connect a capacitor from SRT to GND to set the reset timeout period. The reset timeout period can be calculated as follows: Reset Timeout (s) = $2.06 \times 10^{6} (\Omega) \times C_{SRT}$ (F). For the internal timeout period of 140ms (min), connect SRT to V _{CC} .
14	MARGIN	Active-Low Margin Enable Input. Pull MARGIN low to deassert all outputs (go into high state) regardless of the voltage at any monitored input.

M/IXI/M

___Pin Description (continued)

PIN	NAME	FUNCTION
15	OVOUT2	Active-Low Overvoltage Output 2. When the voltage at OVIN2 rises above its threshold, $\overline{OVOUT2}$ asserts low and stays asserted until the voltage at OVIN2 falls below its threshold. The open-drain output has a 30µA internal pullup to V _{CC} .
16	UVOUT2	Active-Low Undervoltage Output 2. When the voltage at UVIN2 falls below its threshold, $\overline{\text{UVOUT2}}$ asserts low and stays asserted until the voltage at UVIN2 exceeds its threshold. The open-drain output has a 30µA internal pullup to V _{CC} .
17	OVOUT1	Active-Low Overvoltage Output 1. When the voltage at OVIN1 rises above its threshold, $\overline{OVOUT1}$ asserts low and stays asserted until the voltage at OVIN1 falls below its threshold. The open-drain output has a 30µA internal pullup to V _{CC} .
18	UVOUT1	Active-Low Undervoltage Output 1. When the voltage at UVIN1 falls below its threshold, $\overline{\text{UVOUT1}}$ asserts low and stays asserted until the voltage at UVIN1 exceeds its threshold. The open-drain output has a 30µA internal pullup to V _{CC} .
19	RESET	Active-Low Reset Output. RESET asserts low when the voltage on any of the UVIN_ inputs falls below their respective thresholds, the voltage on any of the OVIN_ inputs goes above its respective threshold, or MR is asserted. RESET remains asserted for at least the minimum reset timeout after all monitored UVIN_ inputs exceed their respective thresholds, all OVIN_ inputs fall below their respective thresholds, and MR is deasserted. This open-drain output has a 30µA internal pullup.
20	UVIN1	Undervoltage Threshold Input 1. When the voltage on UVIN1 falls below its threshold, UVOUT1 asserts low.
21	OVIN1	Overvoltage Threshold Input 1. When the voltage on OVIN1 rises above its threshold, OVOUT1 asserts low.
22	UVIN2	Undervoltage Threshold Input 2. When the voltages on UVIN2 falls below its threshold, $\overline{\text{UVOUT2}}$ asserts low.
23	OVIN2	Overvoltage Threshold Input 2. When the voltage on OVIN2 rises above its threshold, OVOUT2 asserts low.
_	EP	Exposed Pad. EP is internally connected to GND. Connect EP to the ground plane to provide a low thermal resistance path from the IC junction to the PCB. Do not use as the only electrical connection to GND.






Figure 1. Functional Diagram

Detailed Description

The MAX16063 is an adjustable quad window voltage detector in a small thin QFN package. This device is designed to provide a higher level of system reliability by monitoring multiple supply voltages and providing a fault signal when any of the voltages exceeds its overvoltage threshold or falls below its undervoltage threshold.

This device offers user-adjustable thresholds that allow voltages to be monitored down to 0.4V. It allows the upper and lower trip thresholds of each window detector to be set externally with the use of three external resistors.

Each monitored threshold has an independent opendrain output for signaling a fault condition. The outputs can be wire-ORed together to provide a single fault output. The open-drain outputs are internally pulled up with a 30μ A current, but can be externally driven to other voltage levels for interfacing to other logic levels.

The MAX16063 features a margin input to disable the outputs during margin testing or any other time after power-up operations and a reset output that deasserts after a reset timeout period after all voltages are within their threshold specification. The reset timeout is internally set to 140ms (min), but can be externally adjusted to other reset timeouts using an external capacitor. In addition, a manual reset input is offered.

Applications Information

Voltage Monitoring

The MAX16063 features undervoltage and overvoltage comparators for window detection (see Figure 2). UVOUT_/OVOUT_ deassert high when the monitored voltage is within the "selected window." When the monitored voltage falls below the lower limit of the window (VTRIPLOW), UVOUT_ asserts low; or if the monitored voltage exceeds the upper limit (VTRIPHIGH), OVOUT_ asserts low. The application in Figure 2 shows the MAX16063 enabling the DC-DC converter when the monitored voltage is in the selected window.




Figure 2. MAX16063 Monitor Circuit

The resistor values R1, R2, and R3 can be calculated as shown:

$$V_{\text{TRIPLOW}} = V_{\text{TH}} \left(\frac{R_{\text{TOTAL}}}{R2 + R3} \right)$$
$$V_{\text{TRIPHIGH}} = V_{\text{TH}} \left(\frac{R_{\text{TOTAL}}}{R3} \right)$$

where $R_{TOTAL} = R1 + R2 + R3$.

Use the following steps to determine the values for R1, R2, and R3:

 Choose a value for R_{TOTAL}, the sum of R1, R2, and R3. Because the MAX16063 has very low input bias current (2nA typ), R_{TOTAL} can be up to 2MΩ. Large-value resistors help minimize power consumption. Lower-value resistors can be used to maintain overall accuracy.

Use the following formulas to calculate the error:

$$E_{UV}(\%) = \frac{I_{IB}\left(R_{1} + \frac{R_{1}R_{3}}{R_{2} + R_{3}}\right)}{V_{TRIPLOW}} \times 100$$
$$E_{OV}(\%) = \frac{I_{IB}(R_{2} + (2 \times R_{1}))}{V_{TRIPHIGH}} \times 100$$

where E_{UV} and E_{OV} are the undervoltage and overvoltage error (in %), respectively.

2) Calculate R3 based on RTOTAL and the desired upper trip point:

$$R3 = \frac{V_{TH} \times R_{TOTAL}}{V_{TRIPHIGH}}$$

3) Calculate R2 based on RTOTAL, R3, and the desired lower trip point:

$$R2 = \frac{V_{TH} \times R_{TOTAL}}{V_{TRIPLOW}} - R3$$

4) Calculate R1 based on RTOTAL, R3, and R2:

$$R1 = R_{TOTAL} - R2 - R3$$

Overvoltage Shutdown

The MAX16063 is ideal for overvoltage-shutdown applications. Figure 3 shows a typical circuit for this application using a pass p-channel MOSFET. The MAX16063 is

VSUPPLY R1 VCC UVIN_ R2 UVIN_ MAX16063 UVOUT_ GND UVOUT_ GND *OPTIONAL. VALUES OF 10kΩ AND ABOVE ARE RECOMMENDED.

Figure 3. Overvoltage Shutdown Circuit (with External Pass MOSFET)

powered directly from the system voltage supply. Select R1 and R2 to set the trip voltage. When the supply voltage remains below the selected threshold, a low logic level on UVOUT_ turns on the p-channel MOSFET. In the case of an overvoltage event, UVOUT_ goes high turning off the MOSFET, and shuts down the power to the load.

Figure 4 shows a similar application using a fuse and a silicon-controlled rectifier (SCR). An overvoltage event turns on the SCR and shorts the supply to ground. The surge of current through the short circuit blows the fuse and terminates the current to the load. Select R3 so that the gate of the SCR is properly biased when UVOUT_ goes high.

Unused Inputs

Any unused UVIN_ inputs must be connected to V_{CC} , and any unused OVIN_ inputs must be connected to GND.

UVOUT_/OVOUT_ Outputs

UVOUT and OVOUT outputs assert low when UVIN and OVIN, respectively, drop below or exceed their specified thresholds. The undervoltage/overvoltage outputs are open-drain with a $(30\mu A)$ internal pullup to V_{CC}. For many applications, no external pullup resistor is required to interface with other logic devices. An external pullup resistor to any voltage up to 5.5V overdrives the internal pullup if interfacing to different logic supply voltages. Internal circuitry prevents reverse current flow from the external pullup voltage to V_{CC} (Figure 5). When choosing the external pullup resistor, the resistance value should be large enough to ensure that the output can sink the necessary current during a logic-low condition and small enough to be able to overdrive the internal pullup current and meet output high specifications (VOH). Resistor values of $50k\Omega$ to $200k\Omega$ can generally be used.




Figure 4. Overvoltage Shutdown Circuit (with SCR Fuse)




RESET Output

RESET asserts low when the voltage on any of the UVIN_ inputs falls below its respective threshold, the voltage on any of the OVIN_ inputs goes above its respective threshold, or MR is asserted. RESET remains asserted for the reset timeout period after all monitored UVIN_ inputs exceed their respective thresholds, all OVIN_ inputs fall below their respective thresholds, and MR is deasserted (see Figure 6). This open-drain output has a 30µA internal pullup.

Reset Timeout Capacitor

The reset timeout period can be adjusted to accommodate a variety of microprocessor (μ P) applications. Adjust the reset timeout period (t_{RP}) by connecting a capacitor (C_{SRT}) between SRT and GND. Calculate the reset timeout capacitor as follows:



Connect SRT to V_{CC} for a factory-programmed reset timeout of 140ms (min).

Manual Reset Input (MR)

Many μ P-based products require manual reset capability, allowing the operator, a test technician, or external logic circuitry to initiate a reset. A logic-low on MR asserts RESET low. RESET remains asserted while MR is low, and during the reset timeout period (140ms min) after MR returns high. The MR input has an internal 20k Ω pullup resistor to V_{CC}, so it can be left open if it is not used. MR can be driven with TTL or CMOS-logic levels, or with open-drain/collector outputs. Connect a normally open momentary switch from MR to GND to create a manual reset function; external debounce circuitry is not required. If MR is driven from long cables or if the device is used in a noisy environment, connecting a 0.1 μ F capacitor from MR to GND provides additional noise immunity.




Figure 5. Interfacing to a Different Logic Supply Voltage




Figure 6. Output Timing Diagram

Margin Output Disable (MARGIN)

MARGIN allows system-level testing while power supplies are adjusted from their nominal voltages. Drive MARGIN low to deassert all outputs (UVOUT_, OVOUT_, and RESET) regardless of the voltage at any monitored input. The state of each output does not change while MARGIN = GND. While MARGIN is low, the IC continues to monitor all voltages. When MARGIN is deasserted, the outputs go to their monitored states after a short propagation delay. The MARGIN input is internally pulled up to V_{CC}. Leave unconnected or connect to V_{CC} if unused.

Undervoltage Lockout (UVLO)

The MAX16063 features a V_{CC} undervoltage lockout (UVLO) that preserves a reset status even if V_{CC} falls as low as 1V. The undervoltage lockout circuitry monitors the voltage at V_{CC}. If V_{CC} falls below the UVLO falling


threshold (typically 1.735V), RESET is asserted and all OUT_ are asserted low. This eliminates an incorrect RESET or OUT_ output state as VCC drops below the normal VCC operational voltage range of 1.98V to 5.5V.

During power-up as V_{CC} rises above 1V, RESET is asserted and all OUT_ are asserted low until V_{CC} exceeds the UVLO threshold. As V_{CC} exceeds the UVLO threshold, all inputs are monitored and the correct output state appears at all the outputs. This also ensures that RESET and all OUT_ are in the correct state once V_{CC} reaches the normal V_{CC} operational range.

Power-Supply Bypassing

In noisy applications, bypass V_{CC} to ground with a 0.1μ F capacitor as close to the device as possible. In addition, the additional capacitor improves transient immunity. For fast-rising V_{CC} transients, additional capacitance may be required.

Pin Configuration



_Chip Information

PROCESS: BiCMOS

Package Information

For the latest package outline information, go to **www.maxim-ic.com/packages**.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
24 TQFN	T2444-4	<u>21-0139</u>

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

_ 13